View VS1002D_4689539.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

VS1002D vs1002 d VS1002D - mp3 audio codec features 2 decodes mpeg 1.0 & 2.0 audio layer iii (cbr + vbr); wav and pcm ?les 2 encodes adpcm from microphone input 2 streaming support for mp3 and wav 2 bass control 2 operates with single a clock 12..13 mhz or 24..26 mhz. 2 internal clock doubler 2 low-power operation 2 high-quality on-chip stereo dac with no phase error between channels 2 stereo earphone driver capable of driving a 30 load 2 separate 2.5 v..3.6 v operating voltages for analog and digital 2 7.5 kib on-chip ram for user code / data 2 serial control and data interfaces 2 can be used as a slave co-processor 2 spi ?ash boot for special applications 2 uart for debugging purposes 2 new functions may be added with software and 4 gpio pins 2 lead-free rohs-compliant packages description VS1002D is a single-chip mp3 audio decoder. it contains a high-performance, low-power dsp pro- cessor core vs dsp 4 , working data memory, 5 kib instruction ram and 2.5 kib data ram for user applications, serial control and input data in- terfaces, 4 general purpose i/o pins, an uart, as well as a high-quality variable-sample-rate mono adc and stereo dac, followed by an earphone ampli?er and a ground buffer. VS1002D receives its input bitstream through a serial input bus, which it listens to as a system slave. the input stream is decoded and passed through a digital volume control to an 18-bit over- sampling, multi-bit, sigma-delta dac. the decod- ing is controlled via a serial control bus. in addi- tion to the basic decoding, it is possible to add application speci?c features, like dsp effects, to the user ram memory. version 1.0, 2005-04-27 1 vlsi solution y instruction ram instruction rom stereo dac monoadc lr uart serialdata/ control interface stereo ear?phone driver dreqso si sclk xcs rx tx audiooutput x romx ram y rom y ram 4 gpio gpio vsdsp 4 vs1002 xdcs audio mic amp
VS1002D vs1002 d contents contents 1 license 9 2 disclaimer 9 3 de?nitions 9 4 characteristics & speci?cations 10 4.1 absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 4.2 recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 4.3 analog characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 4.4 power consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 4.5 digital characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.6 switching characteristics - boot initialization . . . . . . . . . . . . . . . . . . . . . . . 12 5 packages and pin descriptions 13 5.1 packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5.1.1 lqfp-48 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5.1.2 bga-49 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5.2 lqfp-48 and bga-49 pin descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . 14 6 connection diagram, lqfp-48 15 7 spi buses 16 7.1 general . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 7.2 spi bus pin descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 7.2.1 vs1002 native modes (new mode) . . . . . . . . . . . . . . . . . . . . . . . . 16 version 1.0, 2005-04-27 2 vlsi solution y
VS1002D vs1002 d contents 7.2.2 vs1001 compatibility mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 7.3 data request pin dreq . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 7.4 serial protocol for serial data interface (sdi) . . . . . . . . . . . . . . . . . . . . . . . 17 7.4.1 general . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 7.4.2 sdi in vs1002 native modes (new mode) . . . . . . . . . . . . . . . . . . . . 17 7.4.3 sdi in vs1001 compatibility mode . . . . . . . . . . . . . . . . . . . . . . . . 18 7.5 serial protocol for serial command interface (sci) . . . . . . . . . . . . . . . . . . . . 18 7.5.1 general . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 7.5.2 sci read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 7.5.3 sci write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 7.6 spi timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 7.7 spi examples with sm sdinew and sm sdishared set . . . . . . . . . . . . . . . 21 7.7.1 two sci writes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 7.7.2 two sdi bytes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 7.7.3 sci operation in middle of two sdi bytes . . . . . . . . . . . . . . . . . . . . 21 8 functional description 22 8.1 main features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 8.2 supported audio codecs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 8.2.1 supported mp3 (mpeg layer iii) formats . . . . . . . . . . . . . . . . . . . . 22 8.2.2 supported riff wav formats . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 8.3 data flow of VS1002D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 8.4 serial data interface (sdi) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 8.5 serial control interface (sci) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 8.6 sci registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 version 1.0, 2005-04-27 3 vlsi solution y
VS1002D vs1002 d contents 8.6.1 sci mode (rw) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 8.6.2 sci status (rw) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 8.6.3 sci bass (rw) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 8.6.4 sci clockf (rw) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 8.6.5 sci decode time (rw) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 8.6.6 sci audata (rw) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 8.6.7 sci wram (rw) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 8.6.8 sci wramaddr (rw) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 8.6.9 sci hdat0 and sci hdat1 (r) . . . . . . . . . . . . . . . . . . . . . . . . . 30 8.6.10 sci aiaddr (rw) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 8.6.11 sci vol (rw) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 8.6.12 sci aictrl[x] (rw) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 9 operation 33 9.1 clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 9.2 hardware reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 9.3 software reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 9.4 spi boot . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 9.5 play/decode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 9.6 feeding pcm data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 9.7 sdi tests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 9.7.1 sine test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 9.7.2 pin test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 9.7.3 memory test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 9.7.4 sci test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 version 1.0, 2005-04-27 4 vlsi solution y
VS1002D vs1002 d contents 10 VS1002D registers 37 10.1 who needs to read this chapter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 10.2 the processor core . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 10.3 VS1002D memory map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 10.4 sci registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 10.5 serial data registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 10.6 dac registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 10.7 gpio registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 10.8 interrupt registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 10.9 a/d modulator registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 10.10watchdog v1.0 2002-08-26 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 10.10.1 registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 10.11uart v1.0 2002-04-23 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 10.11.1 registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 10.11.2 status uartx status . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 10.11.3 data uartx data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 10.11.4 data high uartx datah . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 10.11.5 divider uartx div . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 10.11.6 interrupts and operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 10.12timers v1.0 2002-04-23 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 10.12.1 registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 10.12.2 con?guration timer config . . . . . . . . . . . . . . . . . . . . . . . . . . 46 10.12.3 con?guration timer enable . . . . . . . . . . . . . . . . . . . . . . . . . . 47 10.12.4 timer x startvalue timer tx[l/h] . . . . . . . . . . . . . . . . . . . . . . . 47 version 1.0, 2005-04-27 5 vlsi solution y
VS1002D vs1002 d contents 10.12.5 timer x counter timer txcnt[l/h] . . . . . . . . . . . . . . . . . . . . . . 47 10.12.6 interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 10.13system vector tags . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 10.13.1 audioint, 0x20 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 10.13.2 sciint, 0x21 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 10.13.3 dataint, 0x22 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 10.13.4 moduint, 0x23 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 10.13.5 txint, 0x24 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 10.13.6 rxint, 0x25 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 10.13.7 timer0int, 0x26 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 10.13.8 timer1int, 0x27 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 10.13.9 usercodec, 0x0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 10.14system vector functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 10.14.1 writeiram(), 0x2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 10.14.2 readiram(), 0x4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 10.14.3 databytes(), 0x6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 10.14.4 getdatabyte(), 0x8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 10.14.5 getdatawords(), 0xa . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 10.14.6 reboot(), 0xc . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 11 vs1002 version changes 52 11.1 changes between vs1002c and VS1002D, 2004-05-13 . . . . . . . . . . . . . . . . . . 52 12 document version changes 53 12.1 version 1.0 for VS1002D, 2005-04-27 . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 12.2 version 0.71 for VS1002D, 2004-07-20 . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 version 1.0, 2005-04-27 6 vlsi solution y
VS1002D vs1002 d contents 12.3 version 0.70 for VS1002D, 2004-05-13 . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 12.4 version 0.62 for vs1002c, 2004-03-24 . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 12.5 version 0.61 for vs1002c, 2004-03-11 . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 12.6 version 0.6 for vs1002c, 2004-02-13 . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 13 contact information 54 version 1.0, 2005-04-27 7 vlsi solution y
VS1002D vs1002 d list of figures list of figures 1 pin con?guration, lqfp-48. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 2 pin con?guration, bga-49. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3 typical connection diagram using lqfp-48. . . . . . . . . . . . . . . . . . . . . . . . 15 4 bsync signal - one byte transfer. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 5 bsync signal - two byte transfer. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 6 sci word read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 7 sci word write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 8 spi timing diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 9 two sci operations. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 10 two sdi bytes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 11 two sdi bytes separated by an sci operation. . . . . . . . . . . . . . . . . . . . . . . 21 12 data flow of VS1002D. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 13 adpcm frequency responses. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 14 users memory map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 15 rs232 serial interface protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 version 1.0, 2005-04-27 8 vlsi solution y
VS1002D vs1002 d 1. license 1 license mpeg layer-3 audio decoding technology licensed from fraunhofer iis and thomson. 2 disclaimer this is a preliminary datasheet. all properties and ?gures are subject to change. 3 de?nitions asic application speci?c integrated circuit. b byte, 8 bits. b bit. ic integrated circuit. ki kibi = 2 10 = 1024 (iec 60027-2). mi mebi = 2 20 = 1048576 (iec 60027-2). vs dsp vlsi solutions dsp core. w word. in vs dsp, instruction words are 32-bit and data words are 16-bit wide. version 1.0, 2005-04-27 9 vlsi solution y
VS1002D vs1002 d 4. characteristics & specifications 4 characteristics & speci?cations 4.1 absolute maximum ratings parameter symbol min max unit analog positive supply avdd -0.3 3.6 v digital positive supply dvdd -0.3 3.6 v current at any digital output 50 ma voltage at any digital input 2 -0.3 dvdd+0.3 1 v operating temperature -40 +85 c storage temperature -65 +150 c 1 must not exceed 3.6 v 2 current must be limited to 50 ma 4.2 recommended operating conditions parameter symbol min typ max unit ambient operating temperature -40 +85 c analog and digital ground 1 agnd dgnd 0.0 v positive analog avdd 2.5 2.7 3.6 v positive digital dvdd 2.3 2.7 3.6 v input clock frequency xtali 24 24.576 26 mhz input clock frequency, with clock doubler xtali 12 12.288 13 mhz internal clock frequency clki 24 2 24.576 26 mhz internal clock frequency, dvdd > = 2 : 7 v clki 24 2 28.636 mhz master clock duty cycle 40 50 60 % 1 must be connected together as close to the device as possible for latch-up immunity. 2 the maximum sample rate that can be played with correct speed is clki/512. thus, if clki is 24 mhz, 48 khz is played 2.5% off-pitch. version 1.0, 2005-04-27 10 vlsi solution y
VS1002D vs1002 d 4. characteristics & specifications 4.3 analog characteristics unless otherwise noted: avdd =2.5..3.6v, dvdd =2.3..3.6v, ta=-40..+85 c, xtali=12..13mhz, internal clock doubler active. dac tested with 1307.894 hz full-scale output sinewave, measurement bandwidth 20..20000 hz, analog output load: left to gbuf 30 , right to gbuf 30 . microphone test amplitude 100 mvpp, f=1 khz. parameter symbol min typ max unit dac resolution 18 bits total harmonic distortion thd 0.1 0.2 % dynamic range (dac unmuted, a-weighted) idr 90 db s/n ratio (full scale signal) snr 70 85 db interchannel isolation (cross talk), ac-coupled 50 75 db interchannel isolation (cross talk), with gbuf 40 db interchannel gain mismatch -0.5 0.5 db frequency response 20 hz..15000 hz -0.2 0.2 db frequency response 15000 hz..19000 hz -1.0 -0.2 db full scale output voltage (peak-to-peak) 1.4 1.6 1 2.0 vpp deviation from linear phase 5 analog output load resistance aolr 16 30 2 analog output load capacitance 100 pf microphone input impedance 100 k microphone input amplitude 100 3 280 mvpp ac microphone total harmonic distortion mthd 0.03 0.10 % microphone s/n ratio msnr 70 82 db 1 3.2 volts can be achieved with +-to-+ wiring for mono difference sound. 2 aolr may be much lower, but below typical distortion performance may be compromised. 3 100 mvpp is optimum level. above typical amplitude the harmonic distortion increases. 4.4 power consumption average current tested with an mpeg 1.0 layer iii 128 kbit/s sample and generated sine, output at full volume, xtali = 12.288 mhz, internal clock doubler enabled, dvdd = 2.7 v, avdd = 2.7 v. parameter min typ max unit power supply consumption avdd, reset 0.6 5.0 1 a power supply consumption dvdd, reset 3.7 10.0 1 a power supply consumption avdd, sine test, 30 + gbuf 22 30 ma power supply consumption dvdd, sine test 9 18 ma power supply consumption avdd, no load 6 ma power supply consumption avdd, output load 30 10 ma power supply consumption avdd, 30 + gbuf 16 ma power supply consumption dvdd 19 ma version 1.0, 2005-04-27 11 vlsi solution y
VS1002D vs1002 d 4. characteristics & specifications 4.5 digital characteristics parameter symbol min typ max unit high-level input voltage 0 : 7 dvdd dvdd+0.3 1 v low-level input voltage -0.2 0 : 3 dvdd v high-level output voltage at i o = -2.0 ma 0 : 7 dvdd v low-level output voltage at i o = 2.0 ma 0 : 3 dvdd v input leakage current -1.0 1.0 1 a spi input clock frequency 2 clki 6 mhz rise time of all output pins, load = 50 pf 50 ns 1 must not exceed 3.6v 2 value for sci reads. sci and sdi writes allow clki 4 . 4.6 switching characteristics - boot initialization parameter symbol min max unit xreset active time 2 xtali xreset inactive to software ready 50000 1 xtali power on reset, rise time of dvdd 10 v/s 1 dreq rises when initialization is complete. you should not send any data or commands before that. version 1.0, 2005-04-27 12 vlsi solution y
VS1002D vs1002 d 5. packages and pin descriptions 5 packages and pin descriptions 5.1 packages both lpqfp-48 and bga-49 are lead (pb) free and also rohs compliant packages. rohs is a short name of directive 2002/95/ec on the restriction of the use of certain hazardous substances in electrical and electronic equipment . 5.1.1 lqfp-48 figure 1: pin con?guration, lqfp-48. lqfp-48 package dimensions are at http://www.vlsi.?/ . 5.1.2 bga-49 figure 2: pin con?guration, bga-49. bga-49 package dimensions are at http://www.vlsi.?/ . version 1.0, 2005-04-27 13 vlsi solution y 1 48 a bc d e f g 1 2 3 4 5 6 7 top view 0.80 typ 4.807.00 1.10 ref 0.80 typ 1.10 ref 4.807.00 a1 ball pad corner
VS1002D vs1002 d 5. packages and pin descriptions 5.2 lqfp-48 and bga-49 pin descriptions pin name lqfp- 48 pin bga49 ball pin type function micp 2 1 c3 ai microphone input, use pull-down resistor if not used micn 2 2 c2 ai microphone input, use pull-down resistor if not used xreset 3 b1 di active low asynchronous reset dgnd0 4 d2 pwr digital ground dvdd0 6 d3 pwr digital power supply dreq 8 e2 do data request output gpio2 2 / dclk 1 9 e1 di general purpose io 2 / serial input data bus clock, use pull-down resistor if not used gpio3 2 / sdata 1 10 f2 di general purpose io 3 / serial data input, use pull-down resistor if not used xdcs / bsync 1 13 e3 di data chip select / byte sync dvdd1 14 f3 pwr digital power supply dgnd1 16 f4 pwr digital ground xtalo 17 g3 ao crystal output xtali 18 e4 ai crystal input dvdd2 19 f5 pwr digital power supply dgnd2 20 f6 pwr digital ground (in bga-49, dgnd2, 3, 4 conn. together) dgnd3 21 f6 pwr digital ground dgnd4 22 f6 pwr digital ground xcs 23 g6 di chip select input (active low) rx 26 e6 di uart receive, use pull-up resistor if not used tx 27 f7 do uart transmit sclk 28 d6 di clock for serial bus si 29 e7 di serial input so 30 d5 do3 serial output test 32 c6 di reserved for test, connect to dvdd spiboot / gpio0 3 33 c7 dio general purpose io 0, use 100 k pull-down resistor gpio1 2 34 b6 dio general purpose io 1, use pull-down resistor if not used agnd0 37 c5 pwr analog ground, low-noise reference avdd0 38 b5 pwr analog power supply right 39 a6 ao right channel output agnd1 40 b4 pwr analog ground agnd2 41 a5 pwr analog ground gbuf 42 c4 ao virtual ground for audio output, 1.23 v nominal avdd1 43 a4 pwr analog power supply rcap 44 b3 aio ?ltering capacitance for reference avdd2 45 a3 pwr analog power supply left 46 b2 ao left channel output agnd3 47 a2 pwr analog ground 1 first pin function is active in new mode, latter in compatibility mode. 2 if not used, use 100 k pull-down resistor. 3 unless pull-down resistor is used, spi boot is tried. see chapter 9.4 for details. type description di digital input, cmos input pad do digital output, cmos input pad dio digital input/output do3 digital output, cmos tri-stated output pad type description ai analog input ao analog output aio analog input/output pwr power supply pin in bga-49, no-connect balls are a1, a7, b7, c1, d1, d4, d7, e5, f1, g1, g2, g7. in lqfp-48, no-connect pins are 5, 7, 11, 12, 15, 24, 25, 31, 35, 36, 48. version 1.0, 2005-04-27 14 vlsi solution y
VS1002D vs1002 d 6. connection diagram, lqfp-48 6 connection diagram, lqfp-48 figure 3: typical connection diagram using lqfp-48. the ground buffer gbuf can be used for common voltage (1.23 v) for earphones. this will eliminate the need for large isolation capacitors on line outputs, and thus the audio output pins from VS1002D may be connected directly to the earphone connector. if gbuf is not used, left and right must be provided with 1-100 1 f capacitors depending load resistance. if uart is not used, rx should connect to dvdd and tx be unconnected. note: this connection assumes sm sdinew is active (see chapter 8.6.1). if also sm sdishare is used, xdcs should have a pull-up resistor (see chapter 7.2.1). version 1.0, 2005-04-27 15 vlsi solution y
VS1002D vs1002 d 7. spi buses 7 spi buses 7.1 general the spi bus - that was originally used in some motorola devices - has been used for both VS1002Ds serial data interface sdi (chapters 7.4 and 8.4) and serial control interface sci (chapters 7.5 and 8.5). 7.2 spi bus pin descriptions 7.2.1 vs1002 native modes (new mode) these modes are active when sm sdinew is set to 1 (default at startup). dclk, sdata and bsync are replaced with gpio2, gpio3 and xdcs, respectively. sdi pin sci pin description xdcs xcs active low chip select input. a high level forces the serial interface into standby mode, ending the current operation. a high level also forces serial output (so) to high impedance state. if sm sdishare is 1, pin xdcs is not used, but the signal is generated internally by inverting xcs. sck serial clock input. the serial clock is also used internally as the master clock for the register interface. sck can be gated or continuous. in either case, the ?rst rising clock edge after xcs has gone low marks the ?rst bit to be written. si serial input. if a chip select is active, si is sampled on the rising clk edge. - so serial output. in reads, data is shifted out on the falling sck edge. in writes so is at a high impedance state. 7.2.2 vs1001 compatibility mode this mode is active when sm sdinew is set to 0. in this mode, dclk, sdata and bsync are active. sdi pin sci pin description - xcs active low chip select input. a high level forces the serial interface into standby mode, ending the current operation. a high level also forces serial output (so) to high impedance state. there is no chip select for sdi, which is always active. bsync - sdi data is synchronized with a rising edge of bsync. dclk sck serial clock input. the serial clock is also used internally as the master clock for the register interface. sck can be gated or continuous. in either case, the ?rst rising clock edge after xcs has gone low marks the ?rst bit to be written. sdata si serial input. si is sampled on the rising sck edge, if xcs is low. - so serial output. in reads, data is shifted out on the falling sck edge. in writes so is at a high impedance state. version 1.0, 2005-04-27 16 vlsi solution y
VS1002D vs1002 d 7. spi buses 7.3 data request pin dreq the dreq pin/signal is used to signal if VS1002Ds fifo is capable of receiving data. if dreq is high, VS1002D can take at least 32 bytes of sdi data or one sci command. when these criteria are not met, dreq is turned low, and the sender should stop transferring new data. because of the 32-byte safety area, the sender may send upto 32 bytes of sdi data at a time without checking the status of dreq, making controlling VS1002D easier for low-speed microcontrollers. note: dreq may turn low or high at any time, even during a byte transmission. thus, dreq should only be used to decide whether to send more bytes. it should not abort a transmission that has already started. 7.4 serial protocol for serial data interface (sdi) 7.4.1 general the serial data interface operates in slave mode so the dclk signal must be generated by an external circuit. data (sdata signal) can be clocked in at either the rising or falling edge of dclk (chapter 8.6). VS1002D assumes its data input to be byte-sychronized. sdi bytes may be transmitted either msb or lsb ?rst, depending of contents of sci mode (chapter 8.6.1). the ?rmware is able to accept the maximum bitrate the sdi supports. 7.4.2 sdi in vs1002 native modes (new mode) in vs1002 native modes, byte synchronization is achieved by xdcs (or xcs if sm sdishare is 1). the state of xdcs (or xcs) may not change while a data byte transfer is in progress. to always maintain data synchronization even if there may be glitches in the boards using VS1002D, it is recommended to turn xdcs (or xcs) every now and then, for instance once after every ?ash data block or a few kilobytes, just to keep sure the host and VS1002D are in sync. if sm sdishare is 1, the xdcs signal is internally generated by inverting the xcs input. for new designs, using vs1002 native modes are recommended. version 1.0, 2005-04-27 17 vlsi solution y
VS1002D vs1002 d 7. spi buses 7.4.3 sdi in vs1001 compatibility mode figure 4: bsync signal - one byte transfer. when VS1002D is running in vs1001 compatibility mode, a bsync signal must be generated to ensure correct bit-alignment of the input bitstream. the ?rst dclk sampling edge (rising or falling, depending on selected polarity), during which the bsync is high, marks the ?rst bit of a byte (lsb, if lsb-?rst order is used, msb, if msb-?rst order is used). if bsync is 1 when the last bit is received, the receiver stays active and next 8 bits are also received. figure 5: bsync signal - two byte transfer. 7.5 serial protocol for serial command interface (sci) 7.5.1 general the serial bus protocol for the serial command interface sci (chapter 8.5) consists of an instruction byte, address byte and one 16-bit data word. each read or write operation can read or write a single register. data bits are read at the rising edge, so the user should update data at the falling edge. bytes are always send msb ?rrst. the operation is speci?ed by an 8-bit instruction opcode. the supported instructions are read and write. see table below. instruction name opcode operation read 0b0000 0011 read data write 0b0000 0010 write data note: after sending an sci command, it is not allowed to send sci or sdi data for 5 microseconds. version 1.0, 2005-04-27 18 vlsi solution y bsyncsdata dclk d7 d6 d5 d4 d3 d2 d1 d0 bsync sdata dclk d7 d6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0
VS1002D vs1002 d 7. spi buses 7.5.2 sci read VS1002D registers are read by the following sequence, as shown in figure 6. first, xcs line is pulled low to select the device. then the read opcode (0x3) is transmitted via the si line followed by an 8-bit word address. after the address has been read in, any further data on si is ignored. the 16-bit data corresponding to the received address will be shifted out onto the so line. xcs should be driven high after data has been shifted out. figure 6: sci word read 7.5.3 sci write VS1002D registers are written to using the following sequence, as shown in figure 7. first, xcs line is pulled low to select the device. then the write opcode (0x2) is transmitted via the si line followed by an 8-bit word address. after the word has been shifted in and the last clock has been sent, xcs should be pulled high to end the write sequence. figure 7: sci word write version 1.0, 2005-04-27 19 vlsi solution y 0 1 2 3 4 5 6 7 8 9 10 11 12 13 30 31 14 15 16 17 0 0 0 0 0 0 1 1 0 0 0 0 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 1 0 x instruction (read) address data out xcssck si so don't care don't care 0 1 2 3 4 5 6 7 8 9 10 11 12 13 30 31 14 15 16 17 0 0 0 0 0 0 1 0 0 0 0 3 2 1 0 1 0 x address xcssck si 15 14 data out 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 so 0 0 0 0 x 0 instruction (write)
VS1002D vs1002 d 7. spi buses 7.6 spi timing diagram figure 8: spi timing diagram. symbol min max unit txcss 5 ns tsu -26 ns th 2 xtali cycles tz 0 ns twl 2 xtali cycles twh 2 xtali cycles tv 2 (+ 25ns 1 ) xtali cycles txcsh -26 ns txcs 2 xtali cycles tdis 10 ns 1 25ns is when pin loaded with 100pf capacitance. the time is shorter with lower capacitance. note: as twl and twh, as well as th require at least 2 clock cycles, the maximum speed for the spi bus that can easily be used is 1/6 of vs1011s external clock speed xtali. slightly higher speed can be achieved with very careful timing tuning. for details, see application notes for vs10xx. note: negative numbers mean that the signal can change in different order from what is shown in the diagram. version 1.0, 2005-04-27 20 vlsi solution y xcssck si so 0 1 15 14 16 txcss txcsh twl twh th tsu tv tz tdis txcs 30 31
VS1002D vs1002 d 7. spi buses 7.7 spi examples with sm sdinew and sm sdishared set 7.7.1 two sci writes figure 9: two sci operations. figure 9 shows two consecutive sci operations. note that xcs must be raised to inactive state between the writes. 7.7.2 two sdi bytes figure 10: two sdi bytes. sdi data is synchronized with a raising edge of xcs as shown in figure 10. however, every byte doesnt need separate synchronization. 7.7.3 sci operation in middle of two sdi bytes figure 11: two sdi bytes separated by an sci operation. figure 11 shows how an sci operation is embedded in between sdi operations. the changes in xcs are used to synchronize both sdi and sci. version 1.0, 2005-04-27 21 vlsi solution y 0 1 2 3 30 31 1 0 1 0 0 0 0 0 0 0 x x xcs scksi 2 32 33 61 62 63 sci write 1 sci write 2 1 2 3 xcs scksi 7 6 5 4 3 1 0 7 6 5 2 1 0 x sdi byte 1 sdi byte 2 0 6 7 8 9 13 14 15 0 1 xcs scksi 6 7 7 6 5 1 0 0 0 1 0 7 6 5 1 0 sdi byte sci operation sdi byte 8 9 38 39 40 41 46 47 x
VS1002D vs1002 d 8. functional description 8 functional description 8.1 main features VS1002D is based on a proprietary digital signal processor, vs dsp. it contains all the code and data memory needed for mp3 and wav pcm + adpcm audio decoding, together with serial interfaces, a multirate stereo audio dac and analog output ampli?ers and ?lters. also adpcm audio encoding is supported using a microphone ampli?er and a/d converter. a uart is provided for debugging purposes. VS1002D can play all mpeg 1.0 and 2.0 layer iii ?les, with all sample rates and bitrates, including variable bitrate (vbr). 8.2 supported audio codecs conventions mark description + format is supported - format exists but is not supported format doesnt exist 8.2.1 supported mp3 (mpeg layer iii) formats mpeg 1.0 1 : samplerate / hz bitrate / kbit/s 32 40 48 56 64 80 96 112 128 160 192 224 256 320 48000 + + + + + + + + + + + + + 3 + 3 44100 + + + + + + + + + + + + + + 3 32000 + + + + + + + + + + + + + + mpeg 2.0 1 : samplerate / hz bitrate / kbit/s 8 16 24 32 40 48 56 64 80 96 112 128 144 160 24000 + + + + + + + + + + + + + + 22050 + + + + + + + + + + + + + + 16000 + + + + + + + + + + + + + + mpeg 2.5 1 2 : samplerate / hz bitrate / kbit/s 8 16 24 32 40 48 56 64 80 96 112 128 144 160 12000 + + + + + + + + + + + + + + 11025 + + + + + + + + + + + + + + 8000 + + + + + + + + + + + + + + 1 also all variable bitrate (vbr) formats are supported. 2 incompatibilities may occur because mpeg 2.5 is not a standard format. 3 nominal clki=24.576 mhz may be too little for glitchless playback. version 1.0, 2005-04-27 22 vlsi solution y
VS1002D vs1002 d 8. functional description 8.2.2 supported riff wav formats the most common riff wav subformats are supported. format name supported comments 0x01 pcm + 16 and 8 bits, any sample rate 48 khz 0x02 adpcm - 0x03 ieee float - 0x06 alaw - 0x07 mulaw - 0x10 oki adpcm - 0x11 ima adpcm + any sample rate 48 khz, mono only 0x15 digistd - 0x16 digifix - 0x30 dolby ac2 - 0x31 gsm610 - 0x3b rockwell adpcm - 0x3c rockwell digitalk - 0x40 g721 adpcm - 0x41 g728 celp - 0x50 mpeg - 0x55 mpeglayer3 + for supported mp3 modes, see chapter 8.2.1 0x64 g726 adpcm - 0x65 g722 adpcm - 8.3 data flow of VS1002D figure 12: data flow of VS1002D. first, depending on the audio data, and provided adpcm encoding mode is not set, mp3, pcm wav or mono ima adpcm wav data is received and decoded from the sdi bus. after decoding, data may be sent to the bass enhancer depending on sci bass. then, if sci aiaddr is non-zero, application code is executed from the address pointed to by that register. for more details, see application notes for vs10xx. after the optional user application, the signal is fed to the volume control unit, which also copies the data to the audio fifo. the audio fifo holds the data, which is read by the audio interrupt (chapter 10.13.1) and fed to the sample rate converter and dacs. the size of the audio fifo is 512 stereo (2 16-bit) samples. the sample rate converter converts all different sample rates to clki/512 and feeds the data to the dac, version 1.0, 2005-04-27 23 vlsi solution y bitstreamfifo volumecontrol audiofifo s.rate.conv.and dac userapplication r a1addr = 0 a1addr != 0 16384 bits 512 stereo samples sdi l bassenhancer sci_bass = 0sci_bass != 0 sci_vol sm_adpcm=0 mp3/plusv/wav/adpcm decoding
VS1002D vs1002 d 8. functional description which in order creates a stereo in-phase analog signal. this signal is then forwarded to the earphone ampli?er. 8.4 serial data interface (sdi) the serial data interface is meant for transferring compressed mp3 audio data as well as wav pcm and adpcm data. if the input of the decoder is invalid or it is not received fast enough, analog outputs are automatically muted. also several different tests may be activated through sdi as described in chapter 9. version 1.0, 2005-04-27 24 vlsi solution y
VS1002D vs1002 d 8. functional description 8.5 serial control interface (sci) the serial control interface is compatible with the spi bus speci?cation. data transfers are always 16 bits. VS1002D is controlled by writing and reading the registers of the interface. the main controls of the control interface are: 2 control of the operation mode 2 uploading user programs 2 access to header data 2 status information 2 access to encoded digital data 8.6 sci registers sci registers, pre?x sci , offset 0xc000 reg type reset abbrev[bits] description 0x0 rw 0x800 mode mode control. 0x1 rw 0x2c 1 status status of VS1002D. 0x2 rw 0 bass built-in bass enhancer. 0x3 rw 0 clockf clock freq + doubler. 0x4 r 0 decode time decode time in seconds. 0x5 rw 0 audata misc. audio data. 0x6 rw 0 wram ram write. 0x7 rw 0 wramaddr base address for ram write. 0x8 r 0 hdat0 stream header data 0. 0x9 r 0 hdat1 stream header data 1. 0xa rw 0 aiaddr start address of application. 0xb rw 0 vol volume control. 0xc rw 0 aictrl0 application control register 0. 0xd rw 0 aictrl1 application control register 1. 0xe rw 0 aictrl2 application control register 2. 0xf rw 0 aictrl3 application control register 3. 1 firmware changes the value of this register immediately to 0x28, and in less than 100 ms to 0x20. version 1.0, 2005-04-27 25 vlsi solution y
VS1002D vs1002 d 8. functional description 8.6.1 sci mode (rw) sci mode is used to control operation of VS1002D. note that this register is not reset to 0, but to 0x0800 (i.e. sm sdinew is set). bit name function value description 0 sm diff differential 0 normal in-phase audio 1 left channel inverted 1 sm settozero set to zero 0 right 1 wrong 2 sm reset soft reset 0 no reset 1 reset 3 sm outofwav jump out of wav decoding 0 no 1 yes 4 sm pdown powerdown 0 power on 1 powerdown 5 sm tests allow sdi tests 0 not allowed 1 allowed 6 sm stream stream mode 0 no 1 yes 7 sm plusv mp3+v active 0 no 1 yes 8 sm dact dclk active edge 0 rising 1 falling 9 sm sdiord sdi bit order 0 msb ?rst 1 msb last 10 sm sdishare share spi chip select 0 no 1 yes 11 sm sdinew vs1002 native spi modes 0 no 1 yes 12 sm adpcm adpcm recording active 0 no 1 yes 13 sm adpcm hp adpcm high-pass ?lter active 0 no 1 yes when sm diff is set, the player inverts the left channel output. for a stereo input this creates a virtual surround, and for a mono input this effectively creates a differential left/right signal. by setting sm reset to 1, the player is software reset. this bit clears automatically. when the user decoding a wav ?le wants to get out of the ?le without playing it to the end, set sm outofwav, and send zeros to VS1002D until sm outofwav is again zero. if the user doesnt want to check sm outofwav, send 128 zeros. bit sm pdown sets VS1002D into software powerdown mode. during powerdown, no audio is played and no sdi operations are performed. for best results, set sci vol to 0xffff before activating soft- ware powerdown. note that software powerdown is not nearly as power ef?cient as hardware powerdown activated with the xreset pin. version 1.0, 2005-04-27 26 vlsi solution y
VS1002D vs1002 d 8. functional description if sm tests is set, sdi tests are allowed. for more details on sdi tests, look at chapter 9.7. sm stream activates VS1002Ds stream mode. in this mode, data should be sent with as even intervals as possible (and preferable with data blocks of less than 512 bytes), and VS1002D makes every attempt to keep its input buffer half full by changing its playback speed upto 5%. for best quality sound, the average speed error should be within 0.5%, the bitrate should not exceed 160 kbit/s and vbr should not be used. for details, see application notes for vs10xx. sm plusv activates mp3+v decoding. without this bit set, only mp3 decoding is performed even for ?les with additional plusv data. sm dact de?nes the active edge of data clock for sdi. if clear data is read at the rising edge, and if set data is read at the falling edge. when sm sdiord is clear, bytes on sdi are sent as a default msb ?rst. by setting sm sdiord, the user may reverse the bit order for sdi, i.e. bit 0 is received ?rst and bit 7 last. bytes are, however, still sent in the default order. this register bit has no effect on the sci bus. setting sm sdishare makes sci and sdi share the same chip select, as explained in chapter 7.2, if also sm sdinew is set. setting sm sdinew will activate vs1002 native serial modes as described in chapters 7.2.1 and 7.4.2. note, that this bit is set as a default when VS1002D is started up. by activating sm adpcm and sm reset at the same time, the user will activate ima adpcm record- ing mode. more information is available in document application notes for vs10xx. if sm adpcm hp is set at the same time as sm adpcm and sm reset, adpcm mode will start with a high-pass ?lter. this may help intelligibility of speech when there is lots of background noise. the difference created to the adpcm encoder frequency response is as shown in figure 13. figure 13: adpcm frequency responses. version 1.0, 2005-04-27 27 vlsi solution y 0 500 1000 1500 2000 2500 3000 3500 4000 ?20 ?15 ?10 ?5 0 5 vs1002 ad converter with and without hp filter frequency / hz amplitude / db no high?passhigh?pass
VS1002D vs1002 d 8. functional description 8.6.2 sci status (rw) sci status contains information on the current status of VS1002D and lets the user shutdown the chip without audio glitches. name bits description ss ver 6..4 version ss apdown2 3 analog driver powerdown ss apdown1 2 analog internal powerdown ss avol 1..0 analog volume control ss ver is 0 for vs1001, 1 for vs1011, 2 for vs1002 and 3 for vs1003. ss apdown2 controls analog driver powerdown. normally this bit is controlled by the system ?rmware. however, if the user wants to powerdown VS1002D with a minimum power-off transient, turn this bit to 1, then wait for at least a few milliseconds before activating reset. ss apdown1 controls internal analog powerdown. this bit is meant to be used by the system ?rmware only. ss avol is the analog volume control: 0 = -0 db, 1 = -6 db, 3 = -12 db. this register is meant to be used automatically by the system ?rmware only. 8.6.3 sci bass (rw) name bits description sb amplitude 7..4 enhancement in 1 db steps (0..15) sb freqlimit 3..0 lower limit frequency in 10 hz steps (2..15) the bass enhancer vsbe is a powerful bass boosting dsp algorithm, which tries to take the most out of the users earphones without causing clipping. vsbe is activated when sb amplitude is set to non-zero. sb amplitude should be set to the users preferences, and sb freqlimit to roughly 1.5 times the lowest frequency the users audio system can reproduce. note: because vsbe tries to avoid clipping, it gives the best bass boost with dynamical music material, or when the playback volume is not set to maximum. 8.6.4 sci clockf (rw) sci clockf is used to tell if the input clock xtali is running at something else than 24.576 mhz. xtali is set in 2 khz steps. thus, the formula for calculating the correct value for this register is xt ali 2000 (xtali is in hz). values may be between 0..32767, although hardware limits the highest allowed speed. version 1.0, 2005-04-27 28 vlsi solution y
VS1002D vs1002 d 8. functional description also, with speeds lower than 24.576 mhz all sample rates and bitstream widths are no longer available. setting the msb of sci clockf to 1 activates internal clock-doubling. a clock of upto 15 mhz may be doubled depending on the voltage provided to the chip. note: sci clockf must be set before beginning decoding audio data; otherwise the sample rate will not be set correctly. note: unlike with vs1011, sci clockf only needs to be written to after a hardware reset. example 1: for a 26 mhz clock the value would be 26000000 2000 = 13000 . example 2: for a 13 mhz external clock and using internal clock-doubling for a 26 mhz internal frequency, the value would be 0 x 8000 + 13000000 2000 = 39268 . example 3: for a 24.576 mhz clock the value would be either 24576000 2000 = 12288 , or just the default value 0 . for this clock frequency, sci clockf doesnt need to be set. 8.6.5 sci decode time (rw) when decoding correct data, current decoded time is shown in this register in full seconds. the user may change the value of this register. however, in that case the new value should be written twice. sci decode time is reset at every software reset. 8.6.6 sci audata (rw) when decoding correct data, the current sample rate and number of channels can be found in bits 15..1 and 0 of sci audata, respectively. bits 15..1 contain the sample rate divided by two, and bit 0 is 0 for mono data and 1 for stereo. writing to this register will change the sample rate on the run to the number given. example: 44100 hz stereo data reads as 0xac45 (44101). 8.6.7 sci wram (rw) sci wram is used to upload application programs and data to instruction and data rams. the start address must be initialized by writing to sci wramaddr prior to the ?rst call of sci wram. as 16 bits of data can be transferred with one sci wram write, and the instruction word is 32 bits long, two consecutive writes are needed for each instruction word. the byte order is big-endian (i.e. msbs ?rst). after each full-word write, the internal pointer is autoincremented. version 1.0, 2005-04-27 29 vlsi solution y
VS1002D vs1002 d 8. functional description sm wramaddr dest. addr. bits/ description start. . . end start. . . end word 0x1380. . . 0x13ff 0x1380. . . 0x13ff 16 x data ram 0x4780. . . 0x47ff 0x0780. . . 0x07ff 16 y data ram 0x8030. . . 0x84ff 0x0030. . . 0x04ff 32 instruction ram 8.6.8 sci wramaddr (rw) sci wramaddr is used to set the program address for following sci wram writes. 8.6.9 sci hdat0 and sci hdat1 (r) for wav ?les, spi hdat0 and spi hdat1 read as 0x7761, and 0x7665, respectively. for mp3 ?les, sci hdat[0. . . 1] have the following content: version 1.0, 2005-04-27 30 vlsi solution y
VS1002D vs1002 d 8. functional description bit function value explanation hdat1[15:5] syncword 2047 stream valid hdat1[4:3] id 3 iso 11172-3 1.0 2 mpg 2.0 (1/2-rate) 1 mpg 2.5 (1/4-rate) 0 mpg 2.5 (1/4-rate) hdat1[2:1] layer 3 i 2 ii 1 iii 0 reserved hdat1[0] protect bit 1 no crc 0 crc protected hdat0[15:12] bitrate iso 11172-3 hdat0[11:10] sample rate 3 reserved 2 32/16/8 khz 1 48/24/12 khz 0 44/22/11 khz hdat0[9] pad bit 1 additional slot 0 normal frame hdat0[8] private bit not de?ned hdat0[7:6] mode 3 mono 2 dual channel 1 joint stereo 0 stereo hdat0[5:4] extension iso 11172-3 hdat0[3] copyright 1 copyrighted 0 free hdat0[2] original 1 original 0 copy hdat0[1:0] emphasis 3 ccitt j.17 2 reserved 1 50/15 microsec 0 none when read, sci hdat0 and sci hdat1 contain header information that is extracted from mp3 stream being currently being decoded. right after resetting VS1002D, 0 is automatically written to both registers, indicating no data has been found yet. the sample rate ?eld in sci hdat0 is interpreted according to the following table: sample rate id=3 / hz id=2 / hz id=0,1 / hz 3 - - - 2 32000 16000 8000 1 48000 24000 12000 0 44100 22050 11025 the bitrate ?eld in hdat0 is read according to the following table: version 1.0, 2005-04-27 31 vlsi solution y
VS1002D vs1002 d 8. functional description bitrate id=3 / kbit/s id=0,1,2 / kbit/s 15 forbidden forbidden 14 320 160 13 256 144 12 224 128 11 192 112 10 160 96 9 128 80 8 112 64 7 96 56 6 80 48 5 64 40 4 56 32 3 48 24 2 40 16 1 32 8 0 - - 8.6.10 sci aiaddr (rw) sci aiaddr indicates the start address of the application code written earlier with sci wramaddr and sci wram registers. if no application code is used, this register should not be initialized, or it should be initialized to zero. for more details, see application notes for vs10xx. 8.6.11 sci vol (rw) sci vol is a volume control for the player hardware. for each channel, a value in the range of 0 .. 255 may be de?ned to set its attenuation from the maximum volume level (in 0.5 db steps). the left channel value is then multiplied by 256 and the values are added. thus, maximum volume is 0 and total silence if 0xffff. example: for a volume of -2.0 db for the left channel and -3.5 db for the right channel: (4*256) + 7 = 0x407. note, that at startup volume is set to full volume. resetting the software does not reset the volume setting. note: setting the volume to total silence (255 for both left and right channels) will turn analog power off. 8.6.12 sci aictrl[x] (rw) sci aictrl[x] registers ( x=[0 .. 3] ) can be used to access the users application program. version 1.0, 2005-04-27 32 vlsi solution y
VS1002D vs1002 d 9. operation 9 operation 9.1 clocking VS1002D operates on a single, nominally 24.576 mhz fundamental frequency master clock. this clock can be generated by external circuitry (connected to pin xtali) or by the internal clock chrystal interface (pins xtali and xtalo). this clock is suf?cient to support a high quality audio output for almost all standard sample rates and bit-rates (see application notes for vs10xx). 9.2 hardware reset when the xreset -signal is driven low, VS1002D is reset and all the control registers and internal states are set to the initial values. xreset-signal is asynchronous to any external clock. the reset mode doubles as a full-powerdown mode, where both digital and analog parts of VS1002D are in minimum power consumption stage, and where clocks are stopped. also xtalo and xtali are grounded. after a hardware reset (or at power-up), the user should set such basic software registers as sci vol for volume (and sci clockf if the input clock is anything else than 24.576 mhz) before starting decoding. 9.3 software reset in some cases the decoder software has to be reset. this is done by activating bit 2 in sci mode register (chapter 8.6.1). then wait for at least 2 1 s, then look at dreq. dreq will stay down for at least 6000 clock cycles, which means an approximate 250 1 s delay if VS1002D is run at 24.576 mhz. after dreq is up, you may continue playback as usual. if you want to make sure VS1002D doesnt cut the ending of low-bitrate data streams and you want to do a software reset, it is recommended to feed 2048 zeros to the sdi bus after the ?le and before the reset. version 1.0, 2005-04-27 33 vlsi solution y
VS1002D vs1002 d 9. operation 9.4 spi boot if gpio0 is set with a pull-up resistor to 1 at boot time, VS1002D tries to boot from external spi memory. spi boot rede?nes the following pins: normal mode spi boot mode gpio0 xcs gpio1 clk dreq mosi gpio2 miso the memory has to be an spi bus serial eeprom with 16-bit addresses (i.e. at least 1 kib). the serial speed used by VS1002D is 490 khz with the nominal 24.576 mhz clock. the ?rst three bytes in the memory have to be 0x50 0x26, 0x48. the exact record format is explained in the application notes for vs10xx. 9.5 play/decode this is the normal operation mode of VS1002D. sdi data is decoded. decoded samples are converted to analog domain by the internal dac. if there bad problems in the decoding process, the error ?ags of sci hdat0 and sci hdat1 are set to 0 and analog outputs are muted. when there is no input for decoding, VS1002D goes into idle mode (lower power consumption than during decoding) and actively monitors the serial data input for valid data. 9.6 feeding pcm data VS1002D can be used as a pcm decoder by sending to it a wav ?le header. if the length sent in the wav ?le is 0 or 0xfffffff, VS1002D will stay in pcm mode inde?nitely. 8-bit linear and 16-bit linear audio is supported in mono or stereo. version 1.0, 2005-04-27 34 vlsi solution y
VS1002D vs1002 d 9. operation 9.7 sdi tests there are several test modes in VS1002D, which allow the user to perform memory tests, sci bus tests, and several different sine wave tests. all tests are started in a similar way: VS1002D is hardware reset, sm tests is set, and then a test command is sent to the sdi bus. each test is started by sending a 4-byte special command sequence, followed by 4 zeros. the sequences are described below. 9.7.1 sine test sine test is initialized with the 8-byte sequence 0x53 0xef 0x6e n 0 0 0 0, where n de?nes the sine test to use. n is de?ned as follows: n bits name bits description f s idx 7:5 sample rate index s 4:0 sine skip speed f s idx f s 0 44100 hz 1 48000 hz 2 32000 hz 3 22050 hz 4 24000 hz 5 16000 hz 6 11025 hz 7 12000 hz the frequency of the sine to be output can now be calculated from f = f s s 128 . example: sine test is activated with value 126, which is 0b01111110. breaking n to its components, f s idx = 0 b 011 = 1 and thus f s = 22050 hz . s = 0 b 11110 = 30 , and thus the ?nal sine frequency f = 22050 hz 30 128 ? 5168 hz . to exit the sine test, send the sequence 0x45 0x78 0x69 0x74 0 0 0 0. note: sine test signals go through the digital volume control, so it is possible to test channels separately. 9.7.2 pin test pin test is activated with the 8-byte sequence 0x50 0xed 0x6e 0x54 0 0 0 0. this test is meant for chip production testing only. version 1.0, 2005-04-27 35 vlsi solution y
VS1002D vs1002 d 9. operation 9.7.3 memory test memory test mode is initialized with the 8-byte sequence 0x4d 0xea 0x6d 0x54 0 0 0 0. after this sequence, wait for 200000 clock cycles. the result can be read from the sci register sci hdat0, and one bits are interpreted as follows: bit(s) meaning 15 test ?nished 14..7 unused 6 mux test succeeded 5 good i ram 4 good y ram 3 good x ram 2 good i rom 1 good y rom 0 good x rom memory tests overwrite the current contents of the ram memories. 9.7.4 sci test sci test is initialized with the 8-byte sequence 0x53 0x70 0xee n 0 0 0 0, where n ? 48 is the register number to test. the content of the given register is read and copied to sci hdat0. if the register to be tested is hdat0, the result is copied to sci hdat1. example: if n is 48, contents of sci register 0 (sci mode) is copied to sci hdat0. version 1.0, 2005-04-27 36 vlsi solution y
VS1002D vs1002 d 10. VS1002D registers 10 VS1002D registers 10.1 who needs to read this chapter user software is required when a user wishes to add some own functionality like dsp effects or tone controls to VS1002D. however, most users of VS1002D dont need to worry about writing their own code, or about this chapter, including those who only download software plug-ins from vlsi solutions web site. 10.2 the processor core vs dsp is a 16/32-bit dsp processor core that also had extensive all-purpose processor features. vlsi solutions free vskit software package contains all the tools and documentation needed to write, sim- ulate and debug assembly language or extended ansi c programs for the vs dsp processor core. vlsi solution also offers a full integrated development environment vside for full debug capabilities. 10.3 VS1002D memory map VS1002Ds memory map is shown in figure 14. 10.4 sci registers sci registers described in chapter 8.6 can be found here between 0xc000..0xc00f. in addition to these registers, there is one in address 0xc010, called spi change. spi registers, pre?x spi reg type reset abbrev[bits] description 0xc010 r 0 change[5:0] last sci access address. spi change bits name bits description spi ch write 4 1 if last access was a write cycle. spi ch addr 3:0 spi address of last access. version 1.0, 2005-04-27 37 vlsi solution y
VS1002D vs1002 d 10. VS1002D registers figure 14: users memory map. 10.5 serial data registers sdi registers, pre?x ser reg type reset abbrev[bits] description 0xc011 r 0 data last received 2 bytes, big-endian. 0xc012 w 0 dreq[0] dreq pin control. version 1.0, 2005-04-27 38 vlsi solution y 0000 0000 stack stack instruction (32?bit) y (16?bit) x (16?bit) system vectors userspace 0098 0098 userinstruction ram x data ram y data ram 0c00 0800 0780 07800800 0c00 0030 0030 y data rom x data rom 40006000 40006000 7000 7000 instruction rom hardware register space c000c100 c100 c000 13801400 13801400 1800 1800 userspace 0500 0500 1000 1000 plusvspace
VS1002D vs1002 d 10. VS1002D registers 10.6 dac registers dac registers, pre?x dac reg type reset abbrev[bits] description 0xc013 rw 0 fctll dac frequency control, 16 lsbs. 0xc014 rw 0 fctlh[4:0] clock doubler + dac frequency control msbs. 0xc015 rw 0 left dac left channel pcm value. 0xc016 rw 0 right dac right channel pcm value. every fourth clock cycle, an internal 26-bit counter is added to by dac fctlh[3:0] 65536 + dac fctll. whenever this counter over?ows, values from dac left and dac right are read and a dac inter- rupt is generated. if dac fctl[4] is 1, the internal clock doubler is activated. 10.7 gpio registers gpio registers, pre?x gpio reg type reset abbrev[bits] description 0xc017 rw 0 ddr[3:0] direction. 0xc018 r 0 idata[3:0] values read from the pins. 0xc019 rw 0 odata[3:0] values set to the pins. gpio dir is used to set the direction of the gpio pins. 1 means output. gpio odata remembers its values even if a gpio dir bit is set to input. gpio registers dont generate interrupts. note: bits 2 and 3 of gpio ddr and gpio odata are switched in prototypes vs1002b and vs1002c. thus, for example, writing 8 to both registers will set pin gpio2 to 1 instead of gpio3. version 1.0, 2005-04-27 39 vlsi solution y
VS1002D vs1002 d 10. VS1002D registers 10.8 interrupt registers interrupt registers, pre?x int reg type reset abbrev[bits] description 0xc01a rw 0 enable[7:0] interrupt enable. 0xc01b w 0 glob dis[-] write to add to interrupt counter. 0xc01c w 0 glob ena[-] write to subtract from interript counter. 0xc01d rw 0 counter[4:0] interrupt counter. int enable controls the interrupts. the control bits are as follows: int enable bits name bits description int en tim1 7 enable timer 1 interrupt. int en tim0 6 enable timer 0 interrupt. int en rx 5 enable uart rx interrupt. int en tx 4 enable uart tx interrupt. int en modu 3 enable ad modulator interrupt. int en sdi 2 enable data interrupt. int en sci 1 enable sci interrupt. int en dac 0 enable dac interrupt. note: it may take upto 6 clock cycles before changing int enable has any effect. writing any value to int glob dis adds one to the interrupt counter int counter and effectively disables all interrupts. it may take upto 6 clock cycles before writing to this register has any effect. writing any value to int glob ena subtracts one from the interrupt counter (unless int counter already was 0). if the interrupt counter becomes zero, interrupts selected with int enable are re- stored. an interrupt routine should always write to this register as the last thing it does, because in- terrupts automatically add one to the interrupt counter, but subtracting it back to its initial value is the responsibility of the user. it may take upto 6 clock cycles before writing this register has any effect. by reading int counter the user may check if the interrupt counter is correct or not. if the register is not 0, interrupts are disabled. version 1.0, 2005-04-27 40 vlsi solution y
VS1002D vs1002 d 10. VS1002D registers 10.9 a/d modulator registers interrupt registers, pre?x ad reg type reset abbrev[bits] description 0xc01e rw 0 div a/d modulator divider. 0xc01f rw 0 data a/d modulator data. ad div bits name bits description adm powerdown 15 1 in powerdown. adm divider 14:0 divider. adm divider controls the ad converters sampling frequency. to gather one sample, 128 n clock cycles are used ( n is value of ad div). the lowest usable value is 4, which gives a 48 khz sample rate when clki is 24.576 mhz. when adm powerdown is 1, the a/d converter is turned off. ad data contains the latest decoded a/d value. version 1.0, 2005-04-27 41 vlsi solution y
VS1002D vs1002 d 10. VS1002D registers 10.10 watchdog v1.0 2002-08-26 the watchdog consist of a watchdog counter and some logic. after reset, the watchdog is inactive. the counter reload value can be set by writing to wdog config. the watchdog is activated by writ- ing 0x4ea9 to register wdog reset. every time this is done, the watchdog counter is reset. every 65536th clock cycle the counter is decremented by one. if the counter under?ows, it will activate vs- dsps internal reset sequence. thus, after the ?rst 0x4ea9 write to wdog reset, subsequent writes to the same register with the same value must be made no less than every 65536 wdog config clock cycles. once started, the watchdog cannot be turned off. also, a write to wdog config doesnt change the counter reload value. after watchdog has been activated, any read/write operation from/to wdog config or wdog dummy will invalidate the next write operation to wdog reset. this will prevent runaway loops from re- setting the counter, even if they do happen to write the correct number. writing a wrong value to wdog reset will also invalidate the next write to wdog reset. reads from watchdog registers return unde?ned values. 10.10.1 registers watchdog, pre?x wdog reg type reset abbrev description 0xc020 w 0 config con?guration 0xc021 w 0 reset clock con?guration 0xc022 w 0 dummy[-] dummy register version 1.0, 2005-04-27 42 vlsi solution y
VS1002D vs1002 d 10. VS1002D registers 10.11 uart v1.0 2002-04-23 rs232 uart implements a serial interface using rs232 standard. figure 15: rs232 serial interface protocol when the line is idling, it stays in logic high state. when a byte is transmitted, the transmission begins with a start bit (logic zero) and continues with data bits (lsb ?rst) and ends up with a stop bit (logic high). 10 bits are sent for each 8-bit byte frame. 10.11.1 registers uart registers, pre?x uartx reg type reset abbrev description 0xc028 r 0 status[3:0] status 0xc029 r/w 0 data[7:0] data 0xc02a r/w 0 datah[15:8] data high 0xc02b r/w 0 div divider 10.11.2 status uartx status a read from the status register returns the transmitter and receiver states. uartx status bits name bits description uart st rxorun 3 receiver overrun uart st rxfull 2 receiver data register full uart st txfull 1 transmitter data register full uart st txrunning 0 transmitter running uart st rxorun is set if a received byte overwrites unread data when it is transferred from the receiver shift register to the data register, otherwise it is cleared. uart st rxfull is set if there is unread data in the data register. uart st txfull is set if a write to the data register is not allowed (data register full). uart st txrunning is set if the transmitter shift register is in operation. version 1.0, 2005-04-27 43 vlsi solution y startbit d0 d1 d2 d3 d4 d5 d6 d7 stopbit
VS1002D vs1002 d 10. VS1002D registers 10.11.3 data uartx data a read from uartx data returns the received byte in bits 7:0, bits 15:8 are returned as 0. if there is no more data to be read, the receiver data register full indicator will be cleared. a receive interrupt will be generated when a byte is moved from the receiver shift register to the receiver data register. a write to uartx data sets a byte for transmission. the data is taken from bits 7:0, other bits in the written value are ignored. if the transmitter is idle, the byte is immediately moved to the transmitter shift register, a transmit interrupt request is generated, and transmission is started. if the transmitter is busy, the uart st txfull will be set and the byte remains in the transmitter data register until the previous byte has been sent and transmission can proceed. 10.11.4 data high uartx datah the same as uartx data, except that bits 8..15 are used. 10.11.5 divider uartx div uartx div bits name bits description uart div d1 15:8 divider 1 (0..255) uart div d2 7:0 divider 2 (6..255) the divider is set to 0x0000 in reset. the rom boot code must initialize it correctly depending on the master clock frequency to get the correct bit speed. the second divider ( d 2 ) must be from 6 to 255. the communication speed f = f m ( d 1 +1) ( d 2 ) , where f m is the master clock frequency, and f is the tx/rx speed in bps. divider values for common communication speeds at 26 mhz master clock: example uart speeds, f m = 26 m hz comm. speed [bps] uart div d1 uart div d2 4800 85 63 9600 42 63 14400 42 42 19200 51 26 28800 42 21 38400 25 26 57600 1 226 115200 0 226 version 1.0, 2005-04-27 44 vlsi solution y
VS1002D vs1002 d 10. VS1002D registers 10.11.6 interrupts and operation transmitter operates as follows: after an 8-bit word is written to the transmit data register it will be transmitted instantly if the transmitter is not busy transmitting the previous byte. when the transmission begins a tx intr interrupt will be sent. status bit [1] informs the transmitter data register empty (or full state) and bit [0] informs the transmitter (shift register) empty state. a new word must not be written to transmitter data register if it is not empty (bit [1] = 0). the transmitter data register will be empty as soon as it is shifted to transmitter and the transmission is begun. it is safe to write a new word to transmitter data register every time a transmit interrupt is generated. receiver operates as follows: it samples the rx signal line and if it detects a high to low transition, a start bit is found. after this it samples each 8 bit at the middle of the bit time (using a constant timer), and ?lls the receiver (shift register) lsb ?rst. finally if a stop bit (logic high) is detected the data in the receiver is moved to the reveive data register and the rx intr interrupt is sent and a status bit[2] (receive data register full) is set, and status bit[2] old state is copied to bit[3] (receive data overrun). after that the receiver returns to idle state to wait for a new start bit. status bit[2] is zeroed when the receiver data register is read. rs232 communication speed is set using two clock dividers. the base clock is the processor master clock. bits 15-8 in these registers are for ?rst divider and bits 7-0 for second divider. rx sample frequency is the clock frequency that is input for the second divider. version 1.0, 2005-04-27 45 vlsi solution y
VS1002D vs1002 d 10. VS1002D registers 10.12 timers v1.0 2002-04-23 there are two 32-bit timers that can be initialized and enabled independently of each other. if enabled, a timer initializes to its start value, written by a processor, and starts decrementing every clock cycle. when the value goes past zero, an interrupt is sent, and the timer initializes to the value in its start value register, and continues downcounting. a timer stays in that loop as long as it is enabled. a timer has a 32-bit timer register for down counting and a 32-bit timer1 lh register for holding the timer start value written by the processor. timers have also a 2-bit timer ena register. each timer is enabled (1) or disabled (0) by a corresponding bit of the enable register. 10.12.1 registers timer registers, pre?x timer reg type reset abbrev description 0xc030 r/w 0 config[7:0] timer con?guration 0xc031 r/w 0 enable[1:0] timer enable 0xc034 r/w 0 t0l timer0 startvalue - lsbs 0xc035 r/w 0 t0h timer0 startvalue - msbs 0xc036 r/w 0 t0cntl timer0 counter - lsbs 0xc037 r/w 0 t0cnth timer0 counter - msbs 0xc038 r/w 0 t1l timer1 startvalue - lsbs 0xc039 r/w 0 t1h timer1 startvalue - msbs 0xc03a r/w 0 t1cntl timer1 counter - lsbs 0xc03b r/w 0 t1cnth timer1 counter - msbs 10.12.2 con?guration timer config timer config bits name bits description timer cf clkdiv 7:0 master clock divider timer cf clkdiv is the master clock divider for all timer clocks. the generated internal clock frequency f i = f m c +1 , where f m is the master clock frequency and c is timer cf clkdiv. example: with a 12 mhz master clock, timer cf div=3 divides the master clock by 4, and the output/sampling clock would thus be f i = 12 m hz 3+1 = 3 m hz . version 1.0, 2005-04-27 46 vlsi solution y
VS1002D vs1002 d 10. VS1002D registers 10.12.3 con?guration timer enable timer enable bits name bits description timer en t1 1 enable timer 1 timer en t0 0 enable timer 0 10.12.4 timer x startvalue timer tx[l/h] the 32-bit start value timer tx[l/h] sets the initial counter value when the timer is reset. the timer interrupt frequency f t = f i c +1 where f i is the master clock obtained with the clock divider (see chap- ter 10.12.2 and c is timer tx[l/h]. example: with a 12 mhz master clock and with timer cf clkdiv=3, the master clock f i = 3 m hz . if timer th=0, timer tl=99, then the timer interrupt frequency f t = 3 m hz 99+1 = 30 khz . 10.12.5 timer x counter timer txcnt[l/h] timer txcnt[l/h] contains the current counter values. by reading this register pair, the user may get knowledge of how long it will take before the next timer interrupt. also, by writing to this register, a one-shot different length timer interrupt delay may be realized. 10.12.6 interrupts each timer has its own interrupt, which is asserted when the timer counter under?ows. version 1.0, 2005-04-27 47 vlsi solution y
VS1002D vs1002 d 10. VS1002D registers 10.13 system vector tags the system vector tags are tags that may be replaced by the user to take control over several decoder functions. 10.13.1 audioint, 0x20 normally contains the following vs dsp assembly code: jmpi dac_int_address,(i6)+1 the user may, at will, replace the ?rst instruction with a jmpi command to gain control over the audio interrupt. 10.13.2 sciint, 0x21 normally contains the following vs dsp assembly code: jmpi sci_int_address,(i6)+1 the user may, at will, replace the instruction with a jmpi command to gain control over the sci interrupt. 10.13.3 dataint, 0x22 normally contains the following vs dsp assembly code: jmpi sdi_int_address,(i6)+1 the user may, at will, replace the instruction with a jmpi command to gain control over the sdi interrupt. 10.13.4 moduint, 0x23 normally contains the following vs dsp assembly code: jmpi modu_int_address,(i6)+1 the user may, at will, replace the instruction with a jmpi command to gain control over the ad modu- lator interrupt. version 1.0, 2005-04-27 48 vlsi solution y
VS1002D vs1002 d 10. VS1002D registers 10.13.5 txint, 0x24 normally contains the following vs dsp assembly code: jmpi empty_int_address,(i6)+1 the user may, at will, replace the instruction with a jmpi command to gain control over the uart tx interrupt. 10.13.6 rxint, 0x25 normally contains the following vs dsp assembly code: jmpi rx_int_address,(i6)+1 the user may, at will, replace the ?rst instruction with a jmpi command to gain control over the uart rx interrupt. 10.13.7 timer0int, 0x26 normally contains the following vs dsp assembly code: jmpi empty_int_address,(i6)+1 the user may, at will, replace the ?rst instruction with a jmpi command to gain control over the timer 0 interrupt. 10.13.8 timer1int, 0x27 normally contains the following vs dsp assembly code: jmpi empty_int_address,(i6)+1 the user may, at will, replace the ?rst instruction with a jmpi command to gain control over the timer 1 interrupt. version 1.0, 2005-04-27 49 vlsi solution y
VS1002D vs1002 d 10. VS1002D registers 10.13.9 usercodec, 0x0 normally contains the following vs dsp assembly code: jr nop if the user wants to take control away from the standard decoder, the ?rst instruction should be replaced with an appropriate j command to users own code. unless the user is feeding mp3 data at the same time, the system activates the user program in less than 1 ms. after this, the user should steal interrupt vectors from the system, and insert user programs. 10.14 system vector functions the system vector functions are pointers to some functions that the user may call to help implementing his own applications. 10.14.1 writeiram(), 0x2 vs dsp c prototype: void writeiram(register i0 u int16 *addr, register a1 u int16 msw, register a0 u int16 lsw); this is the only supported way to write to the user instruction ram. this is because instruction ram cannot be written when program control is in ram. thus, the actual implementation of this function is in rom, and here is simply a tag to that routine. 10.14.2 readiram(), 0x4 vs dsp c prototype: u int32 readiram(register i0 u int16 *addr); this is the only supported way to read from the user instruction ram. this is because instruction ram cannot be read when program control is in ram. thus, the actual implementation of this function is in rom, and here is simply a tag to that routine. a1 contains the msbs and a0 the lsbs of the result. version 1.0, 2005-04-27 50 vlsi solution y
VS1002D vs1002 d 10. VS1002D registers 10.14.3 databytes(), 0x6 vs dsp c prototype: u int16 databytes(void); if the user has taken over the normal operation of the system by switching the pointer in usercodec to point to his own code, he may read data from the data interface through this and the following two functions. this function returns the number of data bytes that can be read. 10.14.4 getdatabyte(), 0x8 vs dsp c prototype: u int16 getdatabyte(void); reads and returns one data byte from the data interface. this function will wait until there is enough data in the input buffer. 10.14.5 getdatawords(), 0xa vs dsp c prototype: void getdatawords(register i0 y u int16 *d, register a0 u int16 n); read n data byte pairs and copy them in big-endian format (?rst byte to msbs) to d . this function will wait until there is enough data in the input buffer. 10.14.6 reboot(), 0xc vs dsp c prototype: void reboot(void); causes a software reboot. version 1.0, 2005-04-27 51 vlsi solution y
VS1002D vs1002 d 11. vs1002 version changes 11 vs1002 version changes this chapter describes changes between different generations of vs1002. 11.1 changes between vs1002c and VS1002D, 2004-05-13 2 adpcm recording now works without software patches. version 1.0, 2005-04-27 52 vlsi solution y
VS1002D vs1002 d 12. document version changes 12 document version changes this chapter describes the most important changes to this document. 12.1 version 1.0 for VS1002D, 2005-04-27 2 rx should be connected to vdd if uart is not used. 2 limits updated 2 quali?ed production version 12.2 version 0.71 for VS1002D, 2004-07-20 2 added instructions to add 100 k pull-down resistor to unused gpios to chapter 5.2. 12.3 version 0.70 for VS1002D, 2004-05-13 2 updated document for VS1002D. 2 removed sm jump. 12.4 version 0.62 for vs1002c, 2004-03-24 2 redrew figure 3 to include new microphone connection and serial port. 2 rewrote and clari?ed chapter 8.2, supported audio codecs. 12.5 version 0.61 for vs1002c, 2004-03-11 2 added samplerate and bitrate tables to chapter 8.6.9. 12.6 version 0.6 for vs1002c, 2004-02-13 2 a/d modulator powerdown bit explained in (chapter 10.9). 2 added bga-49 to packages and pin descriptions (chapter 5). 2 added new chapter 8.2, supported audio codecs. version 1.0, 2005-04-27 53 vlsi solution y
VS1002D vs1002 d 13. contact information 13 contact information vlsi solution oy hermiankatu 6-8 c fin-33720 tampere finland fax: +358-3-316 5220 phone: +358-3-316 5230 email: sales@vlsi.? url: http://www.vlsi.?/ note: if you have questions, ?rst see the frequently asked questions at http://www.vlsi.?/ . version 1.0, 2005-04-27 54 vlsi solution y

▲Up To Search▲

Price & Availability of VS1002D

	To Download VS1002D Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .